



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/897,902	07/05/2001	Isamu Hayashi	XA-9512	1411

181 7590 02/16/2005

MILES & STOCKBRIDGE PC  
1751 PINNACLE DRIVE  
SUITE 500  
MCLEAN, VA 22102-3833

EXAMINER
----------

LEE, CHRISTOPHER E

ART UNIT	PAPER NUMBER
----------	--------------

2112

DATE MAILED: 02/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/897,902

Applicant(s)

HAYASHI ET AL.

Examiner

Christopher E. Lee

Art Unit

2112

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 26 January 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,2,6 and 7 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,2,6 and 7 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

**DETAILED ACTION*****Receipt Acknowledgement***

1. Receipt is acknowledged of the request filed on 26<sup>th</sup> of January 2005 for a Request for Continued Examination (RCE) under 37 CFR 1.114 based on the Application No. 09/897,902, which the request is acceptable and an RCE has been established. Claims 1, 2, 6 and 7 have been amended; claims 3-5 and 8-14 have been canceled; and no claim has been newly added since the Final Office Action was mailed on 26<sup>th</sup> of October 2004. Currently, claims 1, 2, 6 and 7 are pending in this application.

***Claim Rejections - 35 USC § 103***

2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

3. Claims 1 and 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kakiage [US 5,916,311 A] in view of Yanagiuchi [US 5,684,418 A].

*Referring to claim 1*, Kakiage discloses a microprocessor (i.e., Processor 1 of 1) built on a semiconductor chip (See col. 1, lines 14-35 and col. 3, lines 57-61) comprising: a central processing unit (i.e., CPU 2 of Fig. 1) for executing instructions and generating address signals (See col. 10, lines 41-45); an external bus interface control circuit (i.e., Bus controller 3 of Fig. 1), coupled to said central processing unit via an internal bus (i.e., CPU 2 is coupled to Bus controller 3 via bus 102-105 in Fig. 1), which controls an external bus (i.e., External address bus 123 and External data bus 124 in Fig. 1) based on execution of instructions by said central processing unit (See col. 7, lines 30-35), said external bus interface control circuit being capable of activating one of a plurality of external device select signals (i.e., chip select signals 1201 and 1202 in Fig. 1) corresponding to said address signals (See col. 7, lines 41-50), said external device select signals being output from said microprocessor (i.e., said chip select signals 1201 and 1202 being output from said Processor 1 in Fig. 1); a clock generating circuit (i.e.,

Frequency synthesizer 4 of Fig. 1), coupled to said central processing unit (i.e., said Frequency synthesizer 4 being coupled to CPU 2 via internal clock signal line 101 in Fig. 1).

Kakiage does not teach said clock generating circuit generates a plurality of clock signals including a first clock signal and a second clock signal; a clock switching control circuit for controlling an operation to switch a synchronous clock signal providing one of said first clock signal and said second clock signal to said external bus interface control circuit in accordance with said external device select signal; a first clock terminal to supply said first clock signal to a first external device; and a second clock terminal to supply said second clock signal to a second external device, wherein said second clock signal has a different frequency from said first clock signal, and said first and second clock signals are output from said microprocessor to said first and second external devices, respectively, in parallel.

Yanagiuchi discloses a clock signal generating system (Fig. 1), wherein a clock generating circuit (i.e., clock generator 1 of Fig. 1) generates a plurality of clock signals (i.e., k number of clock signals in Fig. 1; See col. 1, lines 5-7) including a first clock signal (e.g., the 1<sup>st</sup> clock signal of S1, i.e., (S11) in Fig. 11) and a second clock signal (e.g., the i<sup>th</sup> clock signal of S1, i.e., (S1i) in Fig. 11); a clock switching control circuit (i.e., clock selector 2 of Fig. 1) for controlling an operation to switch a synchronous clock signal (i.e., **ck** in Figs. 1 and 11; See col. 9, lines 14-25) providing one of said first clock signal and said second clock signal (i.e., providing said (S11) or (S1i) to functional block in Fig. 11) to an external bus interface control circuit (i.e., latch groups 21 and selectors 22 in Fig. 11) in accordance with an external device select signal (i.e., according to input information of the status signals STS-1 and STS-g in Fig. 11; See col. 9, lines 26-38 and col. 12, lines 40-44); a first clock terminal (i.e., a terminal (1) of said clock selector 2 in Fig. 11) to supply said first clock signal to a first external device (e.g., (S11) clock signal to function Block(1) via said terminal(1) in Fig. 11); and a second clock terminal (i.e., terminal(g) of said clock selector 2 in Fig. 11) to supply said second clock signal to a second external device (e.g., (S1i) clock signal to function Block(g) via said terminal(g) in Fig. 11), wherein said second clock signal has a

different frequency from said first clock signal (i.e., clock signals (S11) and (S1i) having different frequency; See col. 3, line 60 through col. 4, line 8), and said first and second clock signals are output from a microprocessor to said first and second external devices, respectively, in parallel (See Figs. 1 and 11; in fact, said clock signals (S11) and (S1i) are output from hardware in Fig. 1 via clock selectors 22-1 and 22-g as S2-1 and S2-g to said function Block(1) and function Block(g), respectively, in parallel, 5 apparently implies that said first and second clock signals are output from a microprocessor to said first and second external devices, respectively, in parallel).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have substituted said clock generator and said clock selector in said clock signal generating 10 system, as disclosed by Yanagiuchi, for said clock generating circuit, as disclosed by Kakiage, for the advantage of providing said clock generating circuit (i.e., clock signal generator) which can make a multiplier and a frequency divider generating a frequency which is not being used stop and thereby prevent needless power consumption and achieve a low power consumption of a system or chip as whole (See Yanagiuchi, col. 1, lines 44-49).

15 However, the recitation in the preamble, such that “a microprocessor built on a semiconductor chip”, has not been given patentable weight because it has been held that a preamble is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *See Kropa v. Robie*, 88 USPQ 478 (CCPA 1951).

20 Referring to claim 2, Kakiage discloses a microprocessor (i.e., Processor 1 of 1) comprising: a central processing unit (i.e., CPU 2 of Fig. 1) for executing instructions and generating at least one external access address (See col. 10, lines 41-45); an external bus interface control circuit (i.e., Bus controller 3 of Fig. 1), which controls an external bus (i.e., External address bus 123 and External data bus 124 in Fig. 1) based on execution of instructions by said central processing unit (See col. 7, lines 30-

35), wherein said external bus interface control circuit is capable of activating either a first external device select signal (i.e., chip select signal 1201 of Fig. 1) or a second external device select signal (i.e., chip select signal 1202 of Fig. 1) corresponding to said external access address (See col. 7, lines 41-50), wherein said microprocessor (i.e., Processor) includes a clock pulse generator (i.e., Frequency synthesizer 4 of Fig. 1).

Kakiage does not teach said microprocessor including a clock switching control circuit, wherein said clock switching control circuit controls an operation to switch a synchronous clock signal of said external bus interface control circuit to one of a first clock signal in accordance with activation of said first external device select signal and a second clock signal in accordance with activation of said second external device select signal, wherein said clock pulse generator generates said first clock signal and said second clock signal, said first clock signal having a predetermined frequency different from that of said second clock signal, and wherein microprocessor includes first and second external clock output terminals outputting said first and second clock signals, respectively, in parallel.

Yanagiuchi discloses a clock signal generating system (Fig. 1), wherein a microprocessor (i.e., hardware in Fig. 1) including a clock switching control circuit (i.e., clock selector 2 of Fig. 1), wherein said clock switching control circuit (i.e., clock selector) controls an operation to switch a synchronous clock signal (i.e., *ck* in Figs. 1 and 11; See col. 9, lines 14-25) of an external bus interface control circuit (i.e., latch groups 21 and selectors 22 in Fig. 11) to one of a first clock signal (e.g., the 1<sup>st</sup> clock signal of S1, i.e., (S11) in Fig. 11) in accordance with activation of a first external device select signal (e.g., status signal STS-1 for a function Block(1) in Fig. 11) and a second clock signal (e.g., the *i*<sup>th</sup> clock signal of S1, i.e., (S1i) in Fig. 11) in accordance with activation of a second external device select signal (e.g., status signal STS-g for a function Block(g) in Fig. 11; in fact, providing said (S11) or (S1i) for functional Block to latch groups 21 and selectors 22 according to input information of the status signals STS-1 and STS-g in Fig. 11; See col. 9, lines 26-38 and col. 12, lines 40-44), wherein a clock pulse generator (i.e., clock

generator 1 of Fig. 1) generates said first clock signal and said second clock signal (i.e., the 1<sup>st</sup> clock signal (S11) and i<sup>th</sup> clock signal (S1i) in Fig. 11), said first clock signal having a predetermined frequency different from that of said second clock signal (i.e., clock signals (S11) and (S1i) having different frequency; See col. 3, line 60 through col. 4, line 8), and wherein said microprocessor includes first and second external clock output terminals (i.e., a terminal (1) and a terminal (g) of said clock selector 2 in Fig. 11) outputting said first and second clock signals, respectively, in parallel (See Figs. 1 and 11; in fact, said clock signals (S11) and (S1i) are output from hardware in Fig. 1 via clock selectors 22-1 and 22-g as S2-1 and S2-g to said function Block(1) and function Block(g), respectively, in parallel, apparently implies outputting said first and second clock signals, respectively, in parallel).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have substituted said clock generator and said clock selector in said clock signal generating system, as disclosed by Yanagiuchi, for said clock pulse generator, as disclosed by Kakiage, for the advantage of providing said clock pulse generator (i.e., clock signal generator) which can make a multiplier and a frequency divider generating a frequency which is not being used stop and thereby prevent needless power consumption and achieve a low power consumption of a system or chip as whole (See Yanagiuchi, col. 1, lines 44-49).

4. Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kakiage [US 5,916,311 A] in view of Yanagiuchi [US 5,684,418 A] as applied to claims 1 and 2 above, and further in view of Fujita [US 6,529,083 B2].

*Referring to claim 6*, Kakiage, as modified by Yanagiuchi, discloses all the limitations of the claim 6 except that does not teach said clock switching control circuit requests said central processing unit to suspend execution of instructions in response to activation of a selected external device select signal, and wherein said clock switching control circuit is further capable of switching said synchronous clock

signal, which is provided to said external bus interface control circuit, after an acknowledgment of said request to suspend instruction execution.

Fujita discloses a clock control circuit (See Abstract), wherein a clock switching control circuit (i.e., clock state control circuit 4 of Fig. 1) requests a central processing unit to suspend execution of instructions in

5 response to activation of a selected external device select signal (i.e., starting the processing for changing the clocks; See col. 8, lines 10-21), and wherein said clock switching control circuit (i.e., clock state

control circuit) is further capable of switching a synchronous clock signal (See col. 9, lines 25-32), which is provided to an external bus interface control circuit (i.e., frequency-divided clock control device 10, 11

and 12 in Fig. 1), after an acknowledgment of said request to suspend instruction execution (See col. 9,

10 17-24; i.e., wherein in fact that the clock state control circuit stops the operation once, and enters the sleeping state implies that said capability of controlling to switch a first clock signal after an

acknowledgment of a request for suspending of said instruction execution. In other words, the clock state control circuit is waiting for the CPU acknowledgement of a request for stopping the operation during the sleeping state).

15 Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said clock state control circuit, as disclosed by Fujita, in said clock switching control circuit, as disclosed by Kakiage, as modified by Yanagiuchi, for the advantage of reducing complication in control over operating clock in said clock switching control circuit (i.e., clock control circuit) and realizing more precise and accurate control over an operating speed (See Fujita, col. 10, lines

20 57-60).

*Referring to claim 7*, Fujita teaches said clock switching control circuit (i.e., clock state control circuit 4 of Fig. 1) is capable of switching a clock signal of said central processing unit in accordance with switching said synchronous clock signal of said external bus interface control circuit (i.e., by way of changing clock source of frequency-divided clock control device; See col. 9, lines 33-54).



*Response to Arguments*

5. Applicants' arguments with respect to claims 1, 2, 6 and 7 have been considered but are moot in view of the new ground(s) of rejection.

*Conclusion*

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Sonobe [US 5,389,826 A] discloses variable clock dividing circuit.

Miller [US 5,721,886 A] discloses synchronizer circuit which controls switching of clocks based upon synchronicity, asynchronicity, or change in frequency.


7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher E. Lee whose telephone number is 571-272-3637. The examiner can normally be reached on 9:30am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Christopher E. Lee  
Examiner  
Art Unit 2112

cel/ 

  
Glenn A. Auve  
Primary Patent Examiner  
Technology Center 2100